Monolithic transformer with underlying deep silicon-oxide block - Electronics Letters

ثبت نشده
چکیده

Study of gate length dependent effective velocity manifests the velocity overshoot effects in MOSFETs. Effective velocity of holes in control Si, S i ~ . s G e ~ . ~ and Sio.793Geo,2Co.oo7 devices with different channel lengths are shown in Fig. 2. As channel length decreases, vef increases in every device. In the case of the 0.8 pm device, the effective hole velocity of Sio.793Ge0.2C0.007 is enhanced by 25.8% and 103% compared to Sio.sGeo,2 and control Si devices, respectively. The value veri of holes in the control Si device is in good agreement with the reported one [7, 81. The highest hole velocity in the Sio.$3eo.2 p-MOSFET of 8x lo6 cm/s as reported by Ansaripour et al. [8], is comparable with our binary device data. Note the substantial increase of the effective velocity as the devices are scaled down, which may be due to the onset of hole velocity overshoot. This has also been reported by Kaya et al. [9], even in 1.5 pm Sio.aGeo,z devices. As shown in Fig. 2, the effective hole velocity of the Si0.793Ge0.2Co.007 inversion layer exceeds IO’ cm/s in the shortest channel device (L = 0.8 pm). This is attributed to the hole velocity overshoot [7-91, which is considerably larger in the SiGeC device compared to the SiGe and control Si Conclusions: We have investigated the velocity-field characteristics of holes in partially strain compensated Sio,793Geo.2Co 007 p-MOSFET devices. The increase of high-field hole velocity in SiGeC shortchannel devices in the region of non-equilibrium transport is attributed to higher mobility owing to reduced process induced strain relaxation in C-containing alloy. Therefore, in addition to the improvement of hole mobility in low-field transport, our results indicate the benefit of an early onset of velocity overshoot in short channel SiGeC devices.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fabrication of thick silicon dioxide sacrificial and isolation blocks in a silicon substrate

A silicon micromachining method that is able to create deep silicon dioxide blocks at selected locations in a silicon substrate is presented. The process combines deep-reactive-ion etching (DRIE), thermal oxidation, deposition of silicon dioxide and optional planarization. Design issues and parameters for the creation of such blocks are discussed. The selectively defined silicon dioxide blocks ...

متن کامل

Monolithic Pixel Sensors in Deep-Submicron SOI Technology with Analog and Digital Pixels

This paper presents the design and test results of a prototype monolithic pixel sensor manufactured in deep-submicron fullydepleted Silicon-On-Insulator (SOI) CMOS technology. In the SOI technology, a thin layer of integrated electronics is insulated from a (high-resistivity) silicon substrate by a buried oxide. Vias etched through the oxide allow to contact the substrate from the electronics l...

متن کامل

Ordered arrays of <100>-oriented silicon nanorods by CMOS-compatible block copolymer lithography.

Dense, ordered arrays of <100>-oriented Si nanorods with uniform aspect ratios up to 5:1 and a uniform diameter of 15 nm were fabricated by block copolymer lithography based on the inverse of the traditional cylindrical hole strategy and reactive ion etching. The reported approach combines control over diameter, orientation, and position of the nanorods and compatibility with complementary meta...

متن کامل

A 1-8GHz Gallium Nitride Distributed Power Amplifier MMIC Utilizing a Trifilar Transformer

This paper describes the design and measured performance of a 1-8GHz power amplifier MMIC fabricated with a 0.15um Gallium Nitride (GaN) process technology. The process features a 100um thick Silicon Carbide (SiC) substrate and compact transistor layouts with individual source grounding vias (ISV). The design utilizes a non-uniform distributed power amplifier (NDPA) topology with a novel trifil...

متن کامل

Monolithic Active Pixel Matrix with Binary Counters in an SOI Process

The design of a prototype monolithic active pixel matrix, designed in a 0.15 μm CMOS SOI process, is presented. The process allowed connection between the electronics and the silicon volume under the layer of buried oxide (BOX). The small size vias traversing through the BOX and implantation of small p-type islands in the n-type bulk result in a monolithic imager. During the acquisition time, a...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004